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Performance Analysis of a Hybrid Incremental and
Cyclic A/D Conversion Principle
Luca Rossi, Member, IEEE, Steve Tanner, Member, IEEE, and Pierre-André Farine, Member, IEEE
Abstract—This paper presents a new hybrid A/D conversion
principle based on the combination of an incremental conversion
for the most significant part of the result and on a cyclic conversion
for the least significant part. The proposed approach exhibits a
resolution comparable to a multiorder sigma–delta A/D converter
(ADC), but with a higher conversion rate (typically a factor of
two) and/or a lower complexity, at the cost of a more stringent
antialiasing filter requirement. After having presented the basic
equations of the conversion principle, a theoretical analysis of the
resolution limitations is given, based on nonidealities and noise
considerations. Finally, a switched-capacitor implementation
example is given with the corresponding simulations, consisting
of a low-complexity 14-b ADC suited for applications requiring
medium-speed and very compact ADC.
Index Terms—A/D conversion, cyclic, incremental.
I. INTRODUCTION
C YCLIC OR algorithmic A/D conversion is well known forits ability to achieve medium resolution while requiring a
small silicon area and featuring a reasonable conversion speed
of one conversion cycle per bit of resolution. It has traditionally
been used for general-purpose A/D converters (ADCs), such as
microcontroller peripherals or voice applications [1]. Without
any calibration or trimming, the resolution of cyclic ADCs is
generally limited to 10 b due to nonidealities such as device mis-
match or finite operational-transconductance-amplifier (OTA)
gain. Well-known techniques have been used to improve the
resolution of the cyclic ADC. Ratio-independent (for instance,
capacitor averaging) and gain-insensitive algorithms have been
proposed [2]–[6], allowing up to 12–14 b of resolution, at the
expense of multiple conversion cycles per bit and/or additional
active elements. Digital calibration is also being used, allowing
up to 15 b of resolution in cyclic [7]–[9] or pipelined ADCs [10],
[11], but the important required digital circuit compromises the
small silicon area. In all cases, the resolution of the cyclic ADC
has shown to be limited to about 15 b.
For higher resolutions, oversampled ADCs are used, al-
lowing up to 20 b [12]. These converters are generally realized
by the combination of a sigma–delta modulator [13] and a
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digital low-pass filter [14]. An alternative oversampling struc-
ture is the so-called incremental converter [15], [16]. Although
inspired by the dual-slope principle, the analog and digital
parts of this ADC present many similarities with the modulator,
respectively, the low-pass filter of a sigma–delta converter [17].
One disadvantage of this ADC is that it generally requires a
sample-and-hold stage clocked at a much slower speed and,
therefore, does not have the relaxed antialiasing filter require-
ment that conventional sigma–delta ADCs have. It is, however,
less prone to jitter noise [18].
Both converters feature an increase in resolution of 1 b for
each doubling of the sampling frequency, which makes their
resolution increase logarithmically with the conversion time.
Therefore, they are inherently much slower than the cyclic
ADC, for which the resolution increases linearly with the
conversion time. The speed of these ADCs can be increased by
cascading several modulators or integrators [13], [19]. How-
ever, for orders higher than two, they generally present stability
problems; for the same operating frequency, their conversion
rate remains much lower than the cyclic ADC.
In order to fully exploit the distinctive advantages of dif-
ferent conversion principles, cascaded converters have been in-
troduced. Oversampled conversion has been used in the front
end for the high-resolution conversion, and the residue has been
fed to a pipeline [20], [21] or to a flash converter [22], with a
smaller accuracy but a much faster conversion speed.
This paper proposes a new cascaded (or hybrid) converter
topology made of an oversampled converter and a cyclic con-
verter. The oversampled stage extracts the most significant bits
(MSBs) of the result and produces an analog residual voltage.
This voltage is then passed to a cyclic converter, which extracts
the least significant bits (LSBs) of the result. This paper shows
that this hybrid approach exhibits a resolution comparable with a
multiorder sigma–delta ADC, but with a higher conversion rate
and/or a lower complexity. For instance, for a 16-b resolution,
the proposed second-order structure is two times faster than a
second-order sigma–delta ADC. Another advantage of this new
topology is that both converters can be realized using the same
hardware, thus leading to a very compact converter.
This paper is structured as follows. The proposed ADC prin-
ciple is fully described in Section II, and a theoretical analysis
of its performance is given in Section III. Section IV shows an
implementation example featuring a low hardware complexity.
The expected performance, based on simulations, is also pro-
vided. Finally, Section V presents an overview of the possible
applications of this new conversion principle and concludes this
paper.
1549-8328/$25.00 © 2009 IEEE
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Fig. 1. Proposed conversion scheme.
Fig. 2. First-order incremental ADC.
II. PROPOSED CONVERSION PRINCIPLE
The proposed conversion principle, shown in Fig. 1, consists
of a two-step conversion scheme. An oversampled incremental
ADC [19] is used in the first step, producing one or several
digital bitstreams, one for each modulator (the figure shows a
two-stage modulator with bitstreams and ), which are fil-
tered through a low-pass filter to obtain , the most signifi-
cant part of the conversion result. The residue voltage of the
incremental ADC is fed into a cyclic ADC, producing a serial
bitstream , which is transformed into parallel format to ob-
tain , the least significant part of the result. Because of its
integrating properties, the oversampled stage features a low sen-
sitivity to noise and component mismatch and is therefore suited
for the MSBs of a conversion. However, such a high resolution is
not required for the extraction of the LSBs. Since the same con-
version principle is usually applied for all bits, the conversion
time of an oversampled ADC is unnecessarily long. The main
idea of this paper consists of changing the conversion principle
once the MSBs have been extracted and adopting a cyclic con-
version scheme, which is much faster, for the remaining LSBs.
A. First-Order Incremental ADC
The incremental ADC used in the first stage is fully described
in [19] and consists of sigma–delta modulators which are reset
before each conversion. A first-order incremental ADC is shown
in Fig. 2, with gain errors and on the input voltage and
the reference voltage , respectively.
The architecture is based on an integrator and a comparator.
Before each conversion, the integrator is reset. Then, for a -bit
resolution, integration steps are performed. For each step, the
input voltage is integrated, and depending on the sign of the
digitized integrator output bit , a reference voltage is added
or subtracted to the integrator. At the end of the steps, the
output voltage of the integrator, called the residue voltage,
is as follows:
(1)
corresponds to the number of subtraction minus the
number of addition of the reference voltage . Therefore, it
Fig. 3. Second-order incremental ADC.
is directly the digital representation of the input signal. Practi-
cally, the low-pass filter of output bitstream is implemented
by a simple up–down counter, giving number as result. As
explained in [15], any systematic offset error at each integration
step can be compensated using a double integration scheme of
integration steps each (the second one using an inverted
input voltage), separated by the inversion of the residue voltage,
giving the residue voltage
(2)
where and are the up–down counts of the first and
second integration periods, respectively. It is worth noting that
the amplitude of this residue corresponds to the input range of
the ADC ( to ); thus, an amplification is not required
if the residue is to be passed to a subsequent stage, as proposed.
The number of cycles needed for bits of resolution is
as follows:
(3)
B. Second-Order Incremental ADC
The incremental ADC previously described can be easily cas-
caded with a similar stage [19], to obtain a second-order incre-
mental ADC (Fig. 3), equivalent in its principle to a second-
order multistage sigma–delta modulator and resulting in a con-
siderable reduction of the conversion time.
A conversion begins with a reset operation of the two integra-
tors, followed by an integration step of the first stage, giving the
residue voltage . Then, integration steps are performed,
during which, both first and second stages integrate their input
signals, i.e., for the first stage and for the second
stage. At the end of the cycles, one more integration step is
needed for the second stage to complete cycles. Then, simi-
larly to the first-order case, the output voltage of the first inte-
grator is reset, while the residue of the second stage is
inverted. Another integration steps are performed with an
inverted input voltage . The total number of cycles re-
quired for bits of resolution is as follows:
(4)
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Fig. 4. Cyclic ADC principle.
Assuming gain errors of and on the input and reference
voltages of the second stage, respectively, the residue voltage
of the integrator, after steps, is as follows:
(5)
The residue voltage is inverted, and integration
steps are performed, this time with an inverted input voltage.
After integration steps, the residue voltage is as
follows:
(6)
C. Cyclic ADC
The cyclic ADC conversion principle is usually implemented
as in Fig. 4, where conversion cycles are performed. During
the first cycle , the input voltage is evaluated by a
comparator to get bit of the result: if ; other-
wise, it is zero. is multiplied by two, and an addition/sub-
traction of a reference voltage takes place: If , is
subtracted; otherwise, it is added. The residue is then looped
back to the input for extracting the successive bits of the re-
sult. The conversion is performed sequentially from the MSB to
the least significant one. The number of cycles is proportional
to the resolution.
In this paper, we propose the use of the redundant signed digit
(RSD) cyclic algorithm [3], offering the advantage to tolerate
large comparator offsets, thanks to decision-level overlaps be-
tween successive cycle conversions. In this scheme, a double
comparator is used, giving a ternary result , which can take
the values 1, 0, or 1, and leading to three possible reference
voltage operations: If , is subtracted; if ,
is added; if , no reference voltage operation is per-
formed. The redundant serial bitstream is converted into a binary
representation with additional logic. At each cycle, the residue
voltage is affected by the errors and as in the following
equation. After the first cycle, we have
(7)
Moreover, for an -bit conversion, requiring cycles, we
have
(8)
For an -bit conversion, the number of cycles required is
(9)
Thus, at the end of the conversion, we have
(10)
D. Cascading Incremental and Cyclic ADCs
In the proposed conversion scheme in Fig. 1, the -bit cyclic
ADC is used to convert the residue voltage (for the first
order) or (for the second order) of the -bit incremental
ADC, giving an overall resolution . In a practical im-
plementation, a perfect output to input amplitude matching be-
tween the two cascaded converters must be guaranteed to avoid
nonlinearity effects. Since the amplitude of the residue voltage
of the incremental ADC may go above or below
(due to comparator offset), an over-range input capability for
the cyclic ADC must be provided. This feature can be imple-
mented by inserting a supplementary cycle at the beginning of
the cyclic conversion, during which a reference addition/sub-
traction is performed on a nondoubled input voltage. The non-
idealities of this extra cycle will be included in the analysis of
Section III. The total number of cycles per conversion as a func-
tion of the resolutions and is given by
first order (11)
second order (12)
Assuming ideal ADCs (no mismatch and no thermal noise),
the number of cycles per conversion as a function of the theo-
retical resolution is shown in Fig. 5 for four different configura-
tions of the proposed hybrid converter (first and second orders
with 6 or 8 b of cyclic resolution ) and for the pure incremental
first- and second-order approaches [19]. For comparison, the
curves of sigma–delta first to third orders are also shown. For
these, the relations(13)–(15) are used [24] for the number of cy-
cles per conversion as a function of the resolution . For the
1386 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 56, NO. 7, JULY 2009
Fig. 5. Theoretical number of cycles per conversion as a function of resolution,
for first- and second-order incremental ADCs, a first-order incremental ADC
followed by 6- and 8-b cyclic ADCs, and a second-order incremental ADC fol-
lowed by 6- and 8-b cyclic ADCs. For comparison, sigma–delta ADC curves are
also plotted, with first-, second-, and third-order (stable structure corresponding
to a typical 1-1-1 MASH ADC) ADCs.
third-order case, stability considerations are taken into account
by a decreased resolution of 3 b compared to the ideal quantizer
noise-only case [23]. The resulting curve is similar to a 1-1-1 or
2-1 typical MASH sigma–delta ADC structure [25], [26]
first order (13)
second order (14)
third order (15)
In this figure, we see that the proposed first-order structure
performs faster, for all resolutions, than the pure incremental or
sigma–delta ADC of the same order. The proposed second-order
structure is even faster than a stable third-order sigma–delta
structure up to a resolution of 18 b.
III. THEORETICAL ERROR ANALYSIS
This section analyzes the effect of parameters , , , ,
, and (gain and reference errors) on the overall resolution
of the proposed converter. Like in any subranging ADC, any
difference between the output range of the first stage residue
and the input range of the second stage causes differential
nonlinearity error: causes missing codes [negative
differential nonlinearity (DNL)], while causes missing
decision levels (positive DNL) Fig. 6.
Fig. 6. First-stage output residue    as a function of (solid line) its input
   and (dashed line) corresponding second-stage result in case of an interstage
amplitude mismatch: (a)   causes missing output codes, while (b) 	
 causes missing decision levels.
A. Cyclic Conversion
We first consider the cyclic RSD conversion inaccuracies
with, in the first step, the influence of parameter . The first
effect of this doubling error is the generation of a nonlinearity
with a maximal value located at the MSB transitions of the
cyclic conversion, corresponding to the comparator thresholds
(usually and ), where the same input voltage
can give two different ternary codes having the same binary
result. The corresponding codes are and
(from the MSB to the LSB). With an ideal
converter, these codes would give two identical residue voltages
and . From (7) and after cycles, we have
(16)
(17)
The difference between these two values is as follows:
(18)
If we divide this difference by , we obtain the maximal
intrinsic nonlinearity error of the cyclic RSD ADC, occurring
at the MSB transitions of the cyclic conversion
(19)
The second effect of parameter is the introduction of an
overall gain error which affects the amplitude matching between
the first and second stages and, hence, the introduction of DNL
errors at the first stage residue voltage transitions: If (am-
plification), missing decision levels appear; if (attenua-
tion), missing codes appear. To analyze this error, we take the
maximum input signal value, corresponding to an input of .
The binary output code is , and the obtained voltage
is as follows:
(20)
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When and after cycles, this voltage is as follows:
(21)
The cumulated gain error is four times bigger than the pre-
vious error at the MSB transitions of the cyclic conversion and
appears at each first-stage residue voltage transition
(22)
The second error parameter of the cyclic converter modifies
the reference voltage of the cyclic conversion and, therefore,
also degrades the interstage voltage matching, producing DNL
errors at the first-stage residue voltage transitions. Since it is
doubled at each cycle, its value is as follows:
(23)
B. Extra Cycle Errors
The amplitude matching between the first (incremental)
and second (cyclic) stages of the proposed structure requires
an over-range capability for the RSD converter. This can be
performed simply by an extra cyclic conversion without the
doubling operation, with the following:
(24)
The location in time of this extra cycle influences the dynamic
of the input range and the obtained gain error. In the normal
case, the converter input range is . If the extra cycle
occurs before the first cycle, the dynamic of the converter will
be increased by on both sides of its range, leading to an
input range of . If it is done before the second
cycle, the maximum input signal dynamic will be , etc.
The input range of the converter can thus be described with the
following, where represents the location of the extra cycle in
the cyclic conversion:
(25)
If the extra cycle occurs before the first cycle , the
error introduced by will appear at the transition points of the
first-stage residue voltage and will be similar to an interstage
amplitude mismatch. It will also be multiplied by the cyclic con-
version, resulting in an overall DNL error of
(26)
However, if this operation is done before the second cycle
, the overall error will be bigger because a doubling
operation is done before. We obtain
(27)
The minimal error is therefore obtained when the extra cycle
is performed before the first conversion cycle. This extra cycle
operation also introduces errors in the cyclic conversion: When
inserted before the first cycle, it produces a major error at the
MSB transition corresponding to codes and
. The residue voltage for these two values
can be computed, and the difference gives the introduced error
at this point
(28)
This error is smaller than the error introduced at the first-stage
residue voltage transitions. If the extra cycle is done before
the second cycle, the major error appears at voltages
(i.e., ). The critical codes are and
, and the error is as follows:
(29)
Parameter also plays a role during the extra cycle. Its effect
is similar to a supplementary cyclic conversion cycle.
C. First-Order Implementation
As expressed in (2), the residue voltage of a first-order in-
cremental ADC has the appearance of a periodic falling ramp.
Parameter affects only, modifying the dynamic range of
the conversion but not its linearity. Parameter increases the
amplitude of the residue, thus contributing to the interstage am-
plitude mismatch with a positive DNL located at the transition
points of the residue voltage , multiplied by the cyclic gain
of the second stage
(30)
D. Second-Order Implementation
Since the same second stage (cyclic RSD ADC) is used, it in-
troduces the same DNL errors as for the first-order implemen-
tation. Let us now consider the influence of parameters , ,
, and . Parameter influences only and does not con-
tribute to nonlinearity. Due to the presence of the second inte-
gration loop, any DNL of the first integration loop will be mul-
tiplied by the integration factor of the second loop (cumu-
lative effect). As for the first-order implementation, a positive
DNL due to occurs at the transition points of the first residue
voltage . This error is multiplied by and
by the gain of the second stage
(31)
Following the same interstage amplitude mismatch analysis,
parameter of the second integrator stage, because of its am-
plification effect, also produces a positive DNL which is multi-
plied by the subsequent stage gains
(32)
Finally, parameter introduces a negative DNL, which is
also amplified by the integrator
(33)
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TABLE I
SUMMARY OF LINEARITY ERRORS
These three errors (31)–(33) do not appear systematically on
all transition points of the first integrator residue voltage. The
biggest appears at the middle of the dynamic input range, which
corresponds to the threshold of the comparator, while the others
appear at all the other residue voltage locations with unequal
values due to the compensation phenomena between , , and
.
E. Summary of the Errors and Comments
The theoretical linearity errors of the proposed hybrid ADC
are summarized in Table I. For the first-order implementation,
error parameters , , and contribute each to the same error
at the first-stage residue voltage transitions. Interestingly, , ,
and can cancel each other. They can therefore be grouped into
the same parenthesis. Parameter gives rise to a slightly smaller
error at the second-stage MSB transition points.
For the second-order implementation, errors , , and
are dominant because they are multiplied each by . They
constitute the fundamental resolution limitation of the proposed
structure. Again, due to their position in the conversion flow,
the , , and errors at the middle point input range can be
canceled with appropriate values. Errors related to appearing
in other positions of the dynamic range are different in terms of
position and amplitude compared with errors due to and .
Therefore, they are not grouped in the summary table.
F. Simulation Results
A model of the proposed hybrid ADC, incorporating the non-
idealities used in the aforementioned theoretical analysis, was
used for computing the maximal achievable resolution of the
first- and second-order conversion principles as a function of
three different error Gaussian distributions with standard devi-
ations of 0.1%, 0.3%, and 1% on all parameters , , , ,
, and . The equations described previously were implemented
and simulated with Matlab. An input sinewave was applied to
the converter, and the result was analyzed with a 4096-point
fast Fourier transform (FFT). The effective number of bits of
the converter was deduced from the signal-to-noise-and-distor-
tion ratio computed from the FFT. Fifty runs, each of them with
different randomly distributed errors, were performed for each
Fig. 7. Maximal achievable resolution and corresponding number of cycles per
conversion for the proposed principle (first and second orders) when three dif-
ferent error variances of 0.1%, 0.3%, and 1% are applied to parameters   ,  ,
  ,  , and .
TABLE II
OPTIMAL ADC STRUCTURE AS A FUNCTION OF REQUIRED RESOLUTION AND
ERROR LEVEL (SECOND-ORDER IMPLEMENTATION)
configuration of resolution and each of the three standard devi-
ation levels.
The simulation results are shown in Fig. 7, where the number
of conversion cycles as a function of the resolution is given.
From all the resolution combinations between the first- and
second-stage resolutions ( and ), the plotted structure is the
one requiring the minimum number of cycles with a resolution
reduced by only half an LSB. As the mismatch level decreases,
the conversion is faster because more bits can be resolved
by the cyclic stage, much faster than the incremental stage.
Conversely, higher mismatch levels require more bits to be
resolved by the first stage, thus leading to longer conversions.
For the second-order implementation, Table II gives the
optimal ADC structure (parameter pair ) and the cor-
responding number of conversion cycles given in (12) as a
function of the desired resolution for the three different error
levels and for resolutions ranging from 12 to 20 b. While a 16-b
conversion needs only 40 cycles with a 0.1% mismatch level,
it needs 185 cycles with a 1% level. For this mismatch level,
the conversion accuracy cannot be better than 16 b due to the
intrinsic first-stage errors given in (31)–(33).
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Fig. 8. Implementation example of the proposed ADC principle (first-order
version): SC circuit with minimal number of components.
G. Considerations About Noise
Due to their integrating operation performed within a fixed
and constant number of cycles, incremental ADCs average the
internal circuit thermal noise, whose rms value is divided by the
square root of the number of integration steps. For a first-order
implementation, this property greatly relaxes the noise require-
ments of the first stage. Due to its drastically reduced number of
integration steps, a second-order implementation is more sensi-
tive to noise, compared with a first-order one. In all cases, the
first stage must feature an output noise level sufficiently small
so as not to affect the conversion accuracy of the second stage.
Since mismatch limits the resolution of the second stage to about
8 b, its noise limit is usually not a concern for the conversion ac-
curacy.
IV. IMPLEMENTATION EXAMPLE
To illustrate the reduced implementation complexity of the
proposed conversion principle, we present a switched-capacitor
(SC) implementation of a first-order incremental converter fol-
lowed by an RSD cyclic converter. The key idea of this imple-
mentation is to use the same hardware for both stages (incre-
mental and cyclic) and operate them in a two-step conversion
mode. The resulting circuit, shown in Fig. 8, is very compact
and requires only one active element, three capacitors, three dy-
namic comparators, and switches. It can be realized using a stan-
dard CMOS process technology.
The ADC is first used in incremental mode. For this, in a first
step, capacitor is charged with input voltage , and the
charge is transferred to the feedback capacitor . In a second
step, capacitor is charged with reference voltage or
(depending on the result of the comparator connected to
ground), and the charge is also transferred to . These steps
are repeated times. Then, with a special switching tech-
nique [10], the residue voltage on is inverted and copied
into . The inverted input is again integrated times. The
first bits are obtained, as well as a residue voltage on .
Then, the same hardware is switched to a cyclic RSD con-
verter to perform the second part of the conversion. First, the
residue voltage is sampled into the two input capacitors
and . Then, their charges are transferred to , and
the reference voltage operation is applied to capacitor
(depending on the ternary result of the comparators connected
to and , being roughly and ,
TABLE III
COMPARISON OF THE PROPOSED CONVERSION PRINCIPLE WITH FIRST- AND
SECOND-ORDER INCREMENTAL CONVERTERS FOR A 14-BIT ADC
respectively). The extra cycle can be easily implemented by
using only one capacitor during the sampling of the input
voltage, to provide a multiplication by one instead of two.
Matlab simulations of the proposed converter were carried
out to evaluate its resolution, based on charge transfer equations
and on the same methodology as in Fig. 7. The following non-
ideality conditions were used:
1) mismatch of 0.3% (standard deviation) for all capacitors;
2) random offset associated to the OTA amounting to 1% of
the input dynamic range;
3) random white noise in the comparators amounting to 3%
of the input dynamic range;
4) parasitic capacitor of 20% on all capacitors;
5) limited gain of the OTA to 80 dB.
The simulated performance of the implementation example
featuring 14 b of resolution (6 b in the first stage and 8 b in
the second stage) is compared with the simulated performance
of the first- and second-order incremental ADCs with the
same resolution (Table III). The benefits in speed are clearly
demonstrated: Compared with a first-order incremental ADC,
the number of cycles is divided by 113, while having the same
hardware. Compared with the second-order one, the number
of cycles is divided by 1.8, and the hardware complexity by a
factor of two.
V. CONCLUSION
A new hybrid ADC principle, based on the association of an
incremental conversion (first or second order) for the most sig-
nificant part of the result and on a cyclic conversion for the least
significant part, has been presented. A theoretical analysis of
the conversion accuracy has been provided, based on mismatch
considerations. The flexibility in distributing the overall resolu-
tion between the two stages allows an optimized operation for
each resolution regardless of the mismatch level. A disadvan-
tage of this principle is a poorer antialiasing filtering property
compared with that of sigma–delta ADCs.
Simulation results show that the proposed first-order conver-
sion principle is much faster than an equivalent first-order in-
cremental (typically 100 times faster) or first-order sigma–delta
ADC (typically ten times faster). For resolutions up to 14 b, it
can even compete with a second-order sigma–delta solution,
while needing half of its hardware complexity, making it
suitable for medium-resolution, ultrasmall, and ultralow-power
ADCs. Regarding the proposed second-order implementation,
it can compete in speed with a third-order sigma–delta ADC
up to resolutions of 16 b, while showing a smaller complexity
and an inherent stability.
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